[1]
kumar, M., Narayana, K. and Dharmireddy, D. 2024. High Performance Approximate Multiplier using reversible logic gates. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146. 10, 3 (Dec. 2024), 1-5. DOI:https://doi.org/10.33130/AJCT.2024v10i03.007.