Bhasale, S. 2018. DESIGN AND TESTING OF MULTIPLIER CIRCUIT USING BIST FOR FPGA. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146. 4, I (Apr. 2018).