Bhasale, S. DESIGN AND TESTING OF MULTIPLIER CIRCUIT USING BIST FOR FPGA. AJCT 2018, 4.