V, P., & N, R. (2018). Analysis and Comparison of Methods to Reduce Leakage Power and Latency to Improve Performance of VLSI Circuits. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146, 3(3). Retrieved from http://www.asianssr.org/index.php/ajct/article/view/292