Tripathi, Satyendra, and Bharat Mishra. 2018. “VLSI ARCHITECTURES FOR 2-D DISCRETE WAVELET TRANSFORM USING KS ADDER”. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146 3 (3). http://www.asianssr.org/index.php/ajct/article/view/236.