Bhasale, Siddhesh. “DESIGN AND TESTING OF MULTIPLIER CIRCUIT USING BIST FOR FPGA”. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146 4, no. I (April 15, 2018). Accessed May 1, 2024. http://www.asianssr.org/index.php/ajct/article/view/498.