kumar M, Narayana K, Dharmireddy D. High Performance Approximate Multiplier using reversible logic gates. AJCT [Internet]. 18Dec.2024 [cited 31Jan.2026];10(3):1-. Available from: http://www.asianssr.org/index.php/ajct/article/view/1373