Reconfigurable Power Efficient High Throughput Digital System

  • R N Patil university of pune
  • S Subbaraman
Keywords: Reconfigurable, FPGA, Throughput, Power Efficient, Digital System

Abstract

In various real-time applications, such as Computer Graphics, Virtual Reality, System Control, Digital Signal Processing etc., a sequence of data sets needs to be processed by multiple functional units either sequentially using pipeline architecture or in parallel using parallel architectures or both sequentially and in parallel in case of mixed type of architectures. Power reduction in electronic systems has always been one of the important considerations. Similarly the demand for real time processing of many complex algorithms as required by state-ofthe-art DSP applications has put stress on capability of electronic systems to handle high input data rates resulting into high throughput systems. This paper deals with designing a dynamic frequency scaling enabled platform for power efficient and high throughput digital system in multiprocessing environment, and its implementation in FPGA. The dynamic frequency scaling unit reconfigures the main clock of FPGA according to the processing ability or the volume of the data to be processed by individual subsystems of a multiprocessing system. The effect of this on energy saving and throughput of the multiprocessing system are evaluated in the context of image processing by implementing few image processing algorithms such as contrast stretching, Sobel Filter, Image Thresholding, Gaussian Filter. The details of the concept, implementation and the results thereof are presented here.

References

[1] Roger Woods, John McAllister, Gaye Ljghtbody, Ying Yi, “FPGA Based Implementation of Signal Processing Systems”, WILEY PUBLICATION,
[2] Daniel Llamocca, Cesar Carranza, and MariosPattichis “Separable Fir Filtering In FPGA And GPU Implementations: Energy, Performance, And Accuracy Considerations” 2011 21st International Conference on Field Programmable Logic and Applications, pp:363-368.
[3] Nilanjan Banerjee, Georgios Karakonstantis, Jung Hwan Choi, and ChaitaliChakrabarti “Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation:Application to Color-Interpolation Filtering” IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 28, No. 8, August 2009 pp:1127-1137. [4] Alice Wang, Benton H. Calhoun, Anantha P. Chandrakasan “Subthreshold Design for Ultra Low-Power Systems”, Springer Publication.
[5] Catthoor, F. , de Man, H.J. “Application-specific architectural methodologies for high-throughput digital signal and image processing” IEEE Transactions on Acoustics, Speech and Signal Processing, Feb 1990 (Volume:38 , Issue: 2), pp: 339 – 349.
[6] AbdellatifBellaooar and Mohamed Imastry, “Low Power Digital VLSI Design Circuits and System
[7] A. Chandrakasan, S. Sheng, and R. W. Brodcrren, 'Low-Power CMOS Design," IEEE Journal of Solid-state Circuits” vol. 27, no. 4, April 1992, pp. 472-484,.
[8] www.xilinx.com
Published
2018-01-18
How to Cite
Patil, R., & Subbaraman, S. (2018). Reconfigurable Power Efficient High Throughput Digital System. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146, 3(3). Retrieved from http://www.asianssr.org/index.php/ajct/article/view/230
Section
Article

Most read articles by the same author(s)

Obs.: This plugin requires at least one statistics/report plugin to be enabled. If your statistics plugins provide more than one metric then please also select a main metric on the admin's site settings page and/or on the journal manager's settings pages.