Analysis and Comparison of Methods to Reduce Leakage Power and Latency to Improve Performance of VLSI Circuits

  • Pramoda N V
  • Ravikumar M N
Keywords: Leakage power, delay, multi threshold, sleepy stack, dual sleep, transistor gating

Abstract

Power dissipation in one of the major concerns of VLSI circuit designers with the launch of battery held devices and applications, power consumption in the circuit also increased exponentially. Leakage current became an overriding factor in nanometer CMOS design technologies. This paper provides a comprehensive study, analysis and comparison of leakage power reduction technique such as zigzag approach, multi threshold approach, sleepy stack, dual sleep, transistor gating etc.. All the above methods are tested and analyzed using microwind EDA tool.

References

[1] M D Kamaruzzman, Soumithra Kumar Mandal “A Novel approach for leakage power reduction techniques in CMOS VLSI circuits” Proceeding of 12th IRF conference 26 June 2016 Hyderabad India ISBN 978-93-86083-47-0 [2] Vinay Kumar Madasu, B Kedarnath “Leakage Power reduction using sleep method” “International Journal of Engineering and Computer Science ISSN 2319-7242 Volume 2 Issue 9 September 2013. [3] Vikas Singhai, Saima Auybb, Paresh Rawath “Comparision of leakage power techniques in 65nm technology” International Journal of Computer applications (0975-8887) Volume 134 No 8, January 2016 [4]K Sailaja, V Leela Rani, SK Mahammad Akram “Analysis of Leakage power reduction technique for low power VLSI design” International Journal of Computer Applications(0975-8887) Volume 82 No 18, November 2013 [5] Shiro Kamohara, Nobuyuki Sugii, Yoshiki Yamamoto, Hideki Makiyama, Tomohiro Yamashita, Takumi Hasegaw, Shinobu Okanishi, Hiroshi Yanagita, Masaru Kadoshima, Keiichi Maekawa, Hitoshi Mitani, Yasushi Yamagata, Hidekazu Odal, Yasuo Yamaguchi1, Koichiro Ishibashi, Hideharu Amano, Kimiyoshi Usami, Kazutoshi Kobayashi, Tomoko Mizutani, Toshiro Hiramoto “Ultralow-Voltage Design and Technology of Silicon-on-Thin-Buried-Oxide (SOTB) CMOS for Highly Energy Efficient Electronics in IoT Era” [6]Kausha Kumar Nigam, Ashok Tiwari “Zigzag Keeper a New Approach for Low Power CMOS circuit” International Journal of Advance Research in Computer and Communication Engineering Volume 1, Issue 9 2012 [7]Volkan Kursun, E G Friedman https://www.researchgate.net/publication/3337499_Sleep_switch_ dual_threshold_Voltage_domino_logic_with_reduced_standby_lea kage_current?enrichId=rgreq-5a291c86-9441-4a18-84a71462a723a04d&enrichSource=Y292ZXJQYWdlOzMzMzc0OTk7 QVM6OTg5MTI2NjQ4MTc2NzdAMTQwMDU5NDAyNjAxMw %3D%3D&el=1_x_3 [8]Raju Hebbale, Pallavi Hiremath “Leakage Power reduction technique for Low Power VLSI design: A review Paper”
0 International Journal of Advance Research in Science and Engineering Volume No2 Issue 12, December 2013 [9] K. Gnana Deepika, K. Mariya Priyadarshini and K. David Solomon Raj “Sleepy Keeper Approach for Power Performance Tuning in VLSI Desig” International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 6, Number 1 (2013), pp. 17-28 [10]Se Hum Kim Vincent J Mooney3 Sleepy Keeper: a New Approach to Low-leakage Power VLSI Design [11]Chu, R.C., Simons, R.E., and Chrysler, G.M., “Experimental Investigation of an Enhanced Thermo syphon Heat Loop for Cooling of a High Performance Electronics Module,” Proceedings of the 15th IEEE Semiconductor Thermal Measurement and Management Symposium [12] S.Samanta“ Power Efficient VLSI Inverter Design using Adiabatic Logic and Estimation of Power dissipation using VLSIEDA Tool” Special issue of International Journal of computer communication Technology.vol 2.isuue 2,3,4.pp300-303. 2010.
Published
2018-01-07
How to Cite
V, P., & N, R. (2018). Analysis and Comparison of Methods to Reduce Leakage Power and Latency to Improve Performance of VLSI Circuits. Asian Journal For Convergence In Technology (AJCT) ISSN -2350-1146, 3(3). Retrieved from http://www.asianssr.org/index.php/ajct/article/view/292
Section
Article

Most read articles by the same author(s)

Obs.: This plugin requires at least one statistics/report plugin to be enabled. If your statistics plugins provide more than one metric then please also select a main metric on the admin's site settings page and/or on the journal manager's settings pages.